Nvidia's new chip release exacerbates TSMC's CoWoS capacity constraints

As Nvidia launched chips such as B100 and B200, the area of ​​the silicon interposer used in these chips has increased, resulting in a reduction in the number of chips that can be produced per wafer, thereby exacerbating TSMC's CoWoS production capacity constraints.